

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

				•
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/616,647	07/09/2003	Hsilin Huang	VIA-P003	3445
Fernandez & A	7590 06/21/2007 .ssociates, LLP	EXAMINER		
PO Box D			GEIB, BENJAMIN P	
Menlo Park, CA 94026-6402			ART UNIT	PAPER NUMBER
•			2181	
				· · · · · · · · · · · · · · · · · · ·
•	•		MAIL DATE	DELIVERY MODE
			06/21/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

		Application No.	Applicant(s)			
		10/616,647	HUANG ET AL. ◆			
	Office Action Summary	Examiner	Art Unit			
		Benjamin P. Geib	2181			
	The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply					
WHIC - Exter after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DANSIONS of time may be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. It is period for reply is specified above, the maximum statutory period were to reply within the set or extended period for reply will, by statute, reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tin will apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).			
Status		•				
1)⊠	1) Responsive to communication(s) filed on <u>12 April 2007</u> .					
2a)⊠	This action is FINAL . 2b) This action is non-final.					
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.					
Disposit	ion of Claims					
4)⊠	4) Claim(s) 1-20 and 22-35 is/are pending in the application.					
	4a) Of the above claim(s) is/are withdrawn from consideration.					
	5) Claim(s) is/are allowed.					
	Claim(s) <u>1-20 and 22-35</u> is/are rejected.					
	Claim(s) is/are objected to.	- alastian raquirament	to			
8)[_]	Claim(s) are subject to restriction and/or	r election requirement.				
Applicati	ion Papers					
9)[The specification is objected to by the Examine	r.				
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11)	The oath or declaration is objected to by the Ex	aminer. Note the attached Office	Action or form P1O-152.			
Priority (under 35 U.S.C. § 119					
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of:						
 Certified copies of the priority documents have been received. 						
2. Certified copies of the priority documents have been received in Application No						
3. Copies of the certified copies of the priority documents have been received in this National Stage						
application from the International Bureau (PCT Rule 17.2(a)).						
* See the attached detailed Office action for a list of the certified copies not received.						
Attachmen		🗀	(070, 140)			
	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948)	4) Interview Summary Paper No(s)/Mail D				
3) 🔲 Infor	mation Disclosure Statement(s) (PTO/SB/08) er No(s)/Mail Date	5) Notice of Informal F 6) Other:	Patent Application			

DETAILED ACTION

- 1. Claims 1-20 and 22-35 have been examined.
- 2. It is hereby acknowledged that the following papers have been received and placed of record in the file: Amendment received on 4/12/2007.

Withdrawn Claim Rejections - 35 USC § 112

3. Applicant, via amendment, has overcome the 35 U.S.C. § 112, second paragraph, rejections set forth in the previous Office Action. Consequently, these rejections have been withdrawn by the examiner.

Withdrawn Claim Rejections - 35 USC § 101

4. Applicant, via amendment, has overcome the 35 U.S.C. § 101 rejections set forth in the previous Office Action. Consequently, these rejections have been withdrawn by the examiner.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35U.S.C. 102 that form the basis for the rejections under this section made in thisOffice action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Art Unit: 2181

6. Claims 1-20 and 22-35 are rejected under 35 U.S.C. 102(e) as being anticipated by Arnold et al., U.S. Patent No. 6,438,681 (Herein referred to as Arnold).

7. Referring to claim 1, Arnold has taught a method of monitoring and controlling instruction dependency for microprocessors, the method comprising:

fetching an instruction at a thread control element [Instructions are received at the instruction dispersal unit (column 3, lines 13-23). Since these instructions (i.e. a thread) must be fetched, there is inherently a thread control element that fetches the instructions.];

comparing one or more source operand identifications of the instruction at the thread control element to one or more temporary register identifications [column 6, lines 50-66], wherein each of the one or more temporary register identifications is stored in a temporary register identification pipeline storage location of a set of one or more temporary register identification pipeline storage locations [FIG. 3, components 87, 89, 91, and 93; column 6, lines 50-66];

verifying whether any of the one or more source operand identifications at the thread control element matches any of the one or more temporary register identifications [column 6, line 66 – column 7, line 10];

in response to a match of the source operand identification and the temporary register identification, prohibiting the instruction held in the corresponding thread control element from executing in that clock cycle, wherein the match corresponds to instruction dependency [If there is a match then a data

dependency exists (column 6, line 66 – column 7, line 10) and the instruction is stalled (column 4, lines 15-19)].

- 8. Referring to claim 2, Arnold has taught the method of claim 1, wherein none of the one or more source operand identifications in the thread control element matches any of the one or more temporary register identifications [column 6, line 66 column 7, line 10].
- 9. Referring to claim 3, Arnold has taught the method of claim 2, further comprising the step of initiating execution of the instruction [column 3, lines 44-49].
- 10. Referring to claim 4, Arnold has taught the method of claim 3, further comprising the step of verifying whether a destination operand of the instruction is a temporary register [column 6, lines 35-66].
- 11. Referring to claim 5, Arnold has taught the method of claim 4, wherein the destination operand is not a temporary register *[column 6, lines 35-66]*.
- 12. Referring to claim 6, Arnold has taught the method of claim 5, further comprising the step of writing a null value into a first pipeline storage location of the set of one or more temporary register pipeline storage locations [Since register identifiers follow their associated instructions down the pipeline (column 6, lines 35-49), if the instruction doesn't have a register identifier then a null value is inherently written into the first latch (FIG. 2, component 87)].
- 13. Referring to claim 7, Arnold has taught the method of claim 4, wherein the destination operand is a temporary register [column 6, lines 35-66].

14. Referring to claim 8, Arnold has taught the method of claim 7, further comprising the step of writing an identification corresponding to the destination operand into a first pipeline storage location of the set of one or more temporary register pipelines [The register identifier (i.e. identification corresponding to the destination operand) of the instruction is written into the first latch (component 87) of the set of latches; See FIG. 3; column 6, lines 35-49].

- 15. Referring to claim 9, Arnold has taught the method of claim 1, wherein the content in all except the last of the set of one or more temporary register pipeline storage locations is shifted to the next pipeline storage location at the beginning of each clock cycle *[column 6, lines 35-49]*.
- 16. Referring to claim 10, Arnold has taught the method of claim 9, wherein the content of the last pipeline storage location of the set of one or more temporary register pipeline storage locations is released at the beginning of each clock cycle [column 6, lines 35-49].
- 17. Referring to claim 11, Arnold has taught the method of claim 1, wherein at least one of the one or more source operand identifications at the thread control element matches one of the one or more temporary register identifications

 [column 6, line 66 column 7, line 10].
- 18. Referring to claim 12, Arnold has taught the method of claim 11, further comprising the step of prohibiting execution of the instruction [If there is a match then a data dependency exists (column 6, line 66 column 7, line 10) and the instruction is stalled (column 4, lines 15-19)].

Page 6

19. Referring to claim 13, Arnold has taught the method of claim 12, further comprising the step of comparing the one or more source operand identifications at the thread control element to the one or more temporary register identifications at the beginning of each clock cycle until none of the one or more source operand identifications matches any of the one or more temporary register identifications [column 6, lines 50-66].

- 20. Referring to claim 14, Arnold has taught the method of claim 13, further comprising the step of verifying whether a destination operand of the instruction is a temporary register [column 6, lines 35-66].
- 21. Referring to claim 15, Arnold has taught the method of claim 14, wherein the destination operand is not a temporary register [column 6, lines 35-66].
- Referring to claim 16, Arnold has taught the method of claim 15, further 22. comprising the step of writing a null value into a first pipeline storage location of the set of one or more temporary register pipeline storage locations [Since register identifiers follow their associated instructions down the pipeline (column 6. lines 35-49), if the instruction doesn't have a register identifier then a null value is inherently written into the first latch (FIG. 2, component 87)].
- 23. Referring to claim 17, Arnold has taught the method of claim 14, wherein the destination operand is a temporary register [column 6, lines 35-66].
- 24. Referring to claim 18, Arnold has taught the method of claim 17, further comprising the step of writing an identification corresponding to the destination operand into a first pipeline storage location of the set of one or more temporary register pipeline storage locations [The register identifier (i.e. identification

Art Unit: 2181

corresponding to the destination operand) of the instruction is written into the first latch (component 87) of the set of latches; See FIG. 3; column 6, lines 35-49].

- 25. Referring to claim 19, Arnold has taught a method of monitoring and controlling instruction dependency for microprocessor systems, the method comprising:
- a) fetching an instruction at a thread control element [Instructions are received at the instruction dispersal unit (column 3, lines 13-23). Since these instructions (i.e. a thread) must be fetched, there is inherently a thread control element that fetches the instructions.];
- b) receiving an instruction request at an arbiter, wherein the instruction request is issued from the thread control element [Receiving an instruction at the instruction dispersal unit (FIG. 1, component 18); column 3, lines 13-23];
- c) comparing one or more source operand identifications of the instruction at the thread control element to one or more temporary register identifications [column 6, lines 50-66], wherein each of the one or more temporary register identifications is stored in a temporary register identification pipeline storage location of a set of one or more temporary register identification pipeline storage locations [FIG. 3, components 87, 89, 91, and 93; column 6, lines 50-66];
- d) verifying whether any of the one or more source operand identifications matches any of the one or more temporary register identifications [column 6, line 66 column 7, line 10];
- e) in response to a match of the source operand identification and the temporary register identification, prohibiting the instruction held in the

corresponding thread control element from executing in that clock cycle, wherein the match corresponds to instruction dependency [If there is a match then a data dependency exists (column 6, line 66 – column 7, line 10) and the instruction is stalled (column 4, lines 15-19)];

- f) if none of the one or more source operand identifications matches any of the one or more temporary register identifications:
 - f1) verifying whether a destination operand of the instruction is a temporary register [column 6, lines 35-66]; and
 - f2) if the destination operand of the instruction is a temporary register: writing an identification corresponding to the destination operand into a first pipeline storage location of the set of one or more temporary register pipeline storage locations [The register identifier (i.e. identification corresponding to the destination operand) of the instruction is written into the first latch (component 87) of the set of latches; See FIG. 3; column 6, lines 35-49];
 - f3) if the destination operand of the instruction is not a temporary register: writing a null value into a first pipeline storage location of the set of one or more temporary register pipeline storage locations [Since register identifiers follow their associated instructions down the pipeline (column 6, lines 35-49), if the instruction doesn't have a register identifier then a null value is inherently written into the first latch (FIG. 2, component 87)].

26. Referring to claim 20, Arnold has taught the method of claim 19, further comprising the step of initiating execution of the instruction [column 3, lines 44-49].

27. Referring to claim 22, Arnold has taught the method of claim 19, if at least one of the one or more source operand identifications at the thread control element matches one of the one or more temporary register identifications in step e) [column 6, line 66 – column 7, line 10], further comprising the steps of:

prohibiting the execution of the instruction [If there is a match then a data dependency exists (column 6, line 66 – column 7, line 10) and the instruction is stalled (column 4, lines 15-19)];

reiterating step d) until none of the one or more source operand identifications matches any of the one or more temporary register identifications [column 6, lines 50-66]; and

verifying whether a destination operand of the instruction is a temporary register [column 6, lines 35-66].

- 28. Referring to claim 23, Arnold has taught the method of claim 22, wherein the destination operand is a temporary register [column 6, lines 35-66].
- 29. Referring to claim 24, Arnold has taught the method of claim 23, further comprising the step of writing an identification corresponding to the destination operand into a first pipeline storage location of the set of one or more temporary register pipeline storage locations [The register identifier (i.e. identification corresponding to the destination operand) of the instruction is written into the first latch (component 87) of the set of latches; See FIG. 3; column 6, lines 35-49].

30. Referring to claim 25, Arnold has taught the method of claim 22, wherein the destination operand is not a temporary register *[column 6, lines 35-66]*.

- 31. Referring to claim 26, Arnold has taught the method of claim 25, further comprising the step of writing a null value into a first pipeline storage location of the set of one or more temporary register pipeline storage locations [Since register identifiers follow their associated instructions down the pipeline (column 6, lines 35-49), if the instruction doesn't have a register identifier then a null value is inherently written into the first latch (FIG. 2, component 87)].
- 32. Referring to claim 27, Arnold has taught the method of claim 19, wherein the content in all except the last of the set of one or more temporary register pipeline storage locations is shifted to the next pipeline storage location at the beginning of each clock cycle *[column 6, lines 35-49]*.
- 33. Referring to claim 28, Arnold has taught the method of claim 27, wherein the content of the last pipeline storage location of the set of one or more temporary register pipeline storage locations is released at the beginning of each clock cycle [column 6, lines 35-49].
- 34. Referring to claim 29, Arnold has taught a system for instruction dependency monitor and control, comprising:

a set of one or more thread control elements for fetching instructions

[Instructions are received at the instruction dispersal unit (column 3, lines 13-23).

Since these instructions (i.e. a thread) must be fetched, there is inherently a thread control element that fetches the instructions.];

Art Unit: 2181

a set of one or more comparing elements [comparison logic; FIG. 3, component 24], wherein each of the one or more comparing elements is coupled to a corresponding thread control element in the set of one or more thread control elements [column 6, lines 50-66]; and

a set of one or more temporary register identification pipeline storage locations [latches; FIG. 3, components 87, 89, 91, and 93], wherein the one or more temporary register identification pipeline storage locations are coupled to the one or more comparing elements [column 6, lines 50-66].

- 35. Referring to claim 30, Arnold has taught the system of claim 29, further comprising an instruction buffer [latch (FIG. 3, component 56)] coupled to the one or more thread control elements [column 6, lines 35-49].
- 36. Referring to claim 31, Arnold has taught the system of claim 30, further comprising an arbiter [instruction dispersal unit; FIG. 1, component 18], wherein the arbiter is coupled to the one or more thread control elements, the one or more comparing elements, and the one or more temporary register identification pipeline storage locations [See FIGs. 1 & 3; column 3, lines 13-23].
- 37. Referring to claim 32, Arnold has taught the system of claim 31, further comprising an arithmetic logic unit (ALU) [pipeline; FIGs. 1 & 3, component 21] coupled to the arbiter [column 3, lines 13-32].
- 38. Referring to claim 33, Arnold has taught the system of claim 32, further comprising a set of one or more input data buffers [latch (FIG. 3, component 58)] coupled to the arbiter, wherein each input data buffer corresponds to a thread

Art Unit: 2181

control element of the one or more thread control elements [column 6, lines 35-49].

- 39. Referring to claim 34, Arnold has taught the system of claim 33, further comprising a set of one or more temporary register buffers [the registers that are identified by the register identifiers] coupled to the arbiter, wherein each temporary register buffer corresponds to a thread control element of the one or more thread control elements [column 6, lines 35-49].
- 40. Referring to claim 35, Arnold has taught a system for instruction dependency monitor and control, comprising:

a set of one or more thread control elements for fetching instructions

[Instructions are received at the instruction dispersal unit (column 3, lines 13-23).

Since these instructions (i.e. a thread) must be fetched, there is inherently a thread control element that fetches the instructions.];

a set of one or more comparing elements [comparison logic; FIG. 3, component 24], wherein each of the one or more comparing elements is coupled to a corresponding thread control element in the set of one or more thread control elements [column 6, lines 50-66];

a set of one or more temporary register identification pipeline storage locations [latches; FIG. 3, components 87, 89, 91, and 93], wherein the one or more temporary register pipeline storage locations are coupled to the one or more comparing elements [See FIG. 3; column 6, lines 50-66], and

an arbiter [instruction dispersal unit; FIG. 1, component 18] coupled to the thread control elements, the comparing elements, and the temporary register

pipeline storage locations in each stage of a pipeline or pipelines [See FIGs. 1 & 3; column 3, lines 13-23].

Response to Arguments

- 41. Applicant's arguments filed 4/12/2007 have been fully considered but they are not persuasive.
- 42. Regarding the applicant's arguments for claims 1-18 and 29-34, the examiner notes that the applicant's arguments amount to general allegations that the claims defines a patentable invention without specifically pointing out how the language of the claims patentably distinguishes them from the references.
- 43. The applicant argues the novelty/rejection of claims 19-28 on pages 15 and 16 of the remarks, in substance that Arnold "at no point teaches comparison between a thread control element outside of a pipeline stage or storage location with each temporary register identification in the pipeline storage location of a pipeline". The examiner notes that a "comparison between a thread control element outside of a pipeline stage or storage location with each temporary register identification in the pipeline storage location of a pipeline" is not required by the claims. The claims merely require, in pertinent part, "comparing one or more source operand identifications of the instruction at the thread control element to one or more temporary register identifications, wherein each of the one or more temporary register identifications is stored in a temporary register identification pipeline storage location of a set of one or more temporary register identification pipeline storage locations". Arnold has taught comparing source

operand identifications of an instruction at a thread control element to temporary register identifications stored in temporary register identification pipeline storage locations [Arnold; FIG. 3; column 6, lines 50-66]. It appears to the examiner that the applicant is reading the claims as requiring that the source operands that are compared to temporary register identifications are stored in the thread control element when the comparison takes place. However, the claims require only that the source operands that are compared are source operands of an instruction that has been fetched at the thread control element. If the applicant intends for the claims to be read such that the source operands that are compared are currently stored in the thread control element when the comparison takes place, then the applicant should amend the claims to require such a reading.

44. The applicant argues the novelty/rejection of claim 35 on pages 17 and 18 of the remarks, in substance that Arnold "does not anywhere disclose an arbiter coupled to thread control elements, comparing elements, and the temporary register pipelines." The examiner notes that, as would be understood by one of ordinary skill in the art, in the system of Arnold, the arbiter (i.e. instruction dispersal unit 18) is coupled to the thread control element (fetch circuitry), comparing elements (i.e. comparison logic 24), and temporary register pipeline storage locations (latches 87, 89, 91, and 93) at least due to the fact that all of the components are all part of the same processor. Furthermore, as can be seen in FIG. 1 and FIG. 3 of Arnold, the instruction dispersal unit, fetch circuitry, comparison logic, and latches are explicitly shown as be coupled to one another. The applicant states that "neither figure 1 nor figure 3 of the cited reference show

Art Unit: 2181

the instruction dispersal unit coupled to the comparison logic". It, therefore, appears to the examiner that the applicant is interpreting the term "coupled" too narrowly. In particular, it appears to the examiner that the applicant is interpreting the term "coupled" as meaning directly coupled (i.e. without intervening components). However, the claims to not require that the abovementioned components be directly coupled to one another. If the applicant intended for the claims to be read such that the components are directly coupled, then the applicant should amend the claims to require such a reading.

45. **THIS ACTION IS MADE FINAL**. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Benjamin P. Geib whose telephone number is

(571) 272-8628. The examiner can normally be reached on Mon-Fri 8:30am-5:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Donald Sparks can be reached on (571) 272-4201. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Benjamin P Geib

Examiner

Art Unit 2181

O DONALD SPAHKS
SUPERVISORY PATENT EXAMINER